201 search results - page 14 / 41 » Reducing Test Application Time Through Test Data Mutation En... |
DAC
2010
ACM
13 years 11 months ago
2010
ACM
As the geometry shrinking faces severe limitations, 3D wafer stacking with through silicon via (TSV) has gained interest for future SOC integration. Since TSV fill material and s...
LICS
2003
IEEE
14 years 25 days ago
2003
IEEE
We consider several questions related to the use of digitization techniques for timed automata. These very successful techniques reduce dense-time language inclusion problems to d...
CODES
2007
IEEE
14 years 1 months ago
2007
IEEE
Multiprocessor SoCs are increasingly deployed in embedded systems with little or no security features built in. Code Injection attacks are one of the most commonly encountered sec...
SDM
2008
SIAM
13 years 9 months ago
2008
SIAM
Covariate shift is a situation in supervised learning where training and test inputs follow different distributions even though the functional relation remains unchanged. A common...
FPGA
2004
ACM
13 years 11 months ago
2004
ACM
This paper presents a new approach to timing optimization for FPGA designs, namely incremental physical resynthesis, to answer the challenge of effectively integrating logic and p...