Sciweavers

1287 search results - page 253 / 258
» Reduction of Timed Hybrid Systems
Sort
View
MICRO
2008
IEEE
118views Hardware» more  MICRO 2008»
14 years 4 months ago
Notary: Hardware techniques to enhance signatures
Hardware signatures have been recently proposed as an efficient mechanism to detect conflicts amongst concurrently running transactions in transactional memory systems (e.g., Bulk...
Luke Yen, Stark C. Draper, Mark D. Hill
MUE
2008
IEEE
103views Multimedia» more  MUE 2008»
14 years 4 months ago
Ubiquitous Web Access: Collaborative Optimization and Dynamic Content Negotiation
Traditionally, cellular wide area networks like UMTS are used as Internet access networks for particular users but, in some cases, they can be employed to provide Internet access ...
Xavier Sanchez-Loro, Victoria Beltran, Jordi Casad...
IPPS
2007
IEEE
14 years 4 months ago
A Performance Prediction Framework for Grid-Based Data Mining Applications
For a grid middleware to perform resource allocation, prediction models are needed, which can determine how long an application will take for completion on a particular platform o...
Leonid Glimcher, Gagan Agrawal
MICRO
2007
IEEE
150views Hardware» more  MICRO 2007»
14 years 4 months ago
Leveraging 3D Technology for Improved Reliability
Aggressive technology scaling over the years has helped improve processor performance but has caused a reduction in processor reliability. Shrinking transistor sizes and lower sup...
Niti Madan, Rajeev Balasubramonian
DATE
2005
IEEE
122views Hardware» more  DATE 2005»
14 years 3 months ago
Diagnostic and Detection Fault Collapsing for Multiple Output Circuits
We discuss fault equivalence and dominance relations for multiple output combinational circuits. The conventional definition for equivalence says that “Two faults are equivalen...
Raja K. K. R. Sandireddy, Vishwani D. Agrawal