Sciweavers

209 search results - page 27 / 42
» Refinement of Information Flow Architectures
Sort
View
KBSE
2010
IEEE
13 years 6 months ago
RESISTing reliability degradation through proactive reconfiguration
Situated software systems are an emerging class of systems that are predominantly pervasive, embedded, and mobile. They are marked with a high degree of unpredictability and dynam...
Deshan Cooray, Sam Malek, Roshanak Roshandel, Davi...
CODES
2004
IEEE
13 years 11 months ago
Power analysis of system-level on-chip communication architectures
For complex System-on-chips (SoCs) fabricated in nanometer technologies, the system-level on-chip communication architecture is emerging as a significant source of power consumpti...
Kanishka Lahiri, Anand Raghunathan
COMPSAC
1997
IEEE
14 years 3 days ago
Classifying Architectural Elements as a Foundation for Mechanism Matching
Building a system at the architectural level can be thought of as decomposition into components followed by a series of exercises in matching. Components must be composed with eac...
Rick Kazman, Paul C. Clements, Leonard J. Bass, Gr...
WSCG
2003
138views more  WSCG 2003»
13 years 9 months ago
The Virtual Environment - Another Approach
In this paper the virtual environment, viewed as a multi-dimensional space, populated by entities which interact with each other is considered. In this universe an entity can trig...
Dorin Mircea Popovici, Luca-Dan Serbanati, Fabrice...
DAC
2003
ACM
14 years 8 months ago
Using a formal specification and a model checker to monitor and direct simulation
We describe a technique for verifying that a hardware design correctly implements a protocol-level formal specification. Simulation steps are translated to protocol state transiti...
Serdar Tasiran, Yuan Yu, Brannon Batson