Sciweavers

1017 search results - page 52 / 204
» Register computations on ordinals
Sort
View
IEEEPACT
2005
IEEE
14 years 1 months ago
Memory Coloring: A Compiler Approach for Scratchpad Memory Management
Scratchpad memory (SPM), a fast software-managed onchip SRAM, is now widely used in modern embedded processors. Compared to hardware-managed cache, it is more efficient in perfor...
Lian Li 0002, Lin Gao 0002, Jingling Xue
SBACPAD
2005
IEEE
139views Hardware» more  SBACPAD 2005»
14 years 1 months ago
Chained In-Order/Out-of-Order DoubleCore Architecture
Complexity is one of the most important problems facing microarchitects. It is exacerbated by the application of optimizations, by scaling to higher issue widths and, in general, ...
Miquel Pericàs, Adrián Cristal, Rube...
WEA
2005
Springer
109views Algorithms» more  WEA 2005»
14 years 1 months ago
Synchronization Fault Cryptanalysis for Breaking A5/1
Abstract. A5/1 pseudo-random bit generator, known from GSM networks, potentially might be used for different purposes, such as secret hiding during cryptographic hardware testing, ...
Marcin Gomulkiewicz, Miroslaw Kutylowski, Heinrich...
3DIM
2003
IEEE
14 years 1 months ago
Adaptive Enhancement of 3D Scenes using Hierarchical Registration of Texture-Mapped 3D models
Adaptive fusion of new information in a 3D urban scene is an important goal to achieve in computer vision, graphics, and visualization. In this work we acquire new image pairs of ...
Srikumar Ramalingam, Suresh K. Lodha
ICCAD
1994
IEEE
76views Hardware» more  ICCAD 1994»
13 years 12 months ago
An efficient procedure for the synthesis of fast self-testable controller structures
The BIST implementation of a conventionally synthesized controller in most cases requires the integration of an additional register only for test purposes. This leads to some seri...
Sybille Hellebrand, Hans-Joachim Wunderlich