Sciweavers

1017 search results - page 7 / 204
» Register computations on ordinals
Sort
View
AMFG
2007
IEEE
315views Biometrics» more  AMFG 2007»
14 years 1 months ago
Structured Ordinal Features for Appearance-Based Object Representation
In this paper, we propose a novel appearance-based representation, called Structured Ordinal Feature (SOF). SOF is a binary string encoded by combining eight ordinal blocks in a ci...
ShengCai Liao, Zhen Lei, Stan Z. Li, Xiaotong Yuan...
HPCA
2005
IEEE
14 years 8 months ago
A Small, Fast and Low-Power Register File by Bit-Partitioning
A large multi-ported register file is indispensable for exploiting instruction level parallelism (ILP) in today's dynamically scheduled superscalar processors. The number of ...
Masaaki Kondo, Hiroshi Nakamura
ICPP
1997
IEEE
13 years 11 months ago
A Register Allocation Technique Using Register Existence Graph
Optamzztng compalataon as very amportant for generatang code sequentes an order to utalaze the characterastacs of processor archatectures. One of the most essentaal optzmazataon t...
Akira Koseki, Yoshiaki Fukazawa, Hideaki Komatsu
DSN
2007
IEEE
14 years 1 months ago
Using Register Lifetime Predictions to Protect Register Files against Soft Errors
— Device scaling and large integration increase the vulnerability of microprocessors to transient errors. One of the structures where errors can be most harmful is the register ï...
Pablo Montesinos, Wei Liu, Josep Torrellas
IPPS
2000
IEEE
14 years 4 hour ago
Register Assignment for Software Pipelining with Partitioned Register Banks
Many techniques for increasing the amount of instruction-level parallelism (ILP) put increased pressure on the registers inside a CPU. These techniques allow for more operations t...
Jason Hiser, Steve Carr, Philip H. Sweany, Steven ...