Sciweavers

128 search results - page 13 / 26
» Relationships between Test Suites, Faults, and Fault Detecti...
Sort
View
DATE
2006
IEEE
78views Hardware» more  DATE 2006»
14 years 1 months ago
Functional constraints vs. test compression in scan-based delay testing
We present an approach to prevent overtesting in scan-based delay test. The test data is transformed with respect to functional constraints while simultaneously keeping as many po...
Ilia Polian, Hideo Fujiwara
VEE
2012
ACM
269views Virtualization» more  VEE 2012»
12 years 2 months ago
SimTester: a controllable and observable testing framework for embedded systems
In software for embedded systems, the frequent use of interrupts for timing, sensing, and I/O processing can cause concurrency faults to occur due to interactions between applicat...
Tingting Yu, Witawas Srisa-an, Gregg Rothermel
ITC
1997
IEEE
129views Hardware» more  ITC 1997»
13 years 11 months ago
On Using Machine Learning for Logic BIST
This paper presents a new approach for designing test sequences to be generated on–chip. The proposed technique is based on machine learning, and provides a way to generate effi...
Christophe Fagot, Patrick Girard, Christian Landra...
ESEM
2007
ACM
13 years 9 months ago
Assessing, Comparing, and Combining Statechart- based testing and Structural testing: An Experiment
An important number of studies have addressed the importance of models in software engineering, mainly in the design of robust software systems. Although models have been proven t...
Samar Mouchawrab, Lionel C. Briand, Yvan Labiche
ICST
2010
IEEE
13 years 5 months ago
Automated Test Data Generation on the Analyses of Feature Models: A Metamorphic Testing Approach
A Feature Model (FM) is a compact representation of all the products of a software product line. The automated extraction of information from FMs is a thriving research topic invo...
Sergio Segura, Robert M. Hierons, David Benavides,...