Sciweavers

1048 search results - page 99 / 210
» Reliability Modeling of Fault Tolerant Control Systems
Sort
View
SRDS
2007
IEEE
14 years 2 months ago
The Fail-Heterogeneous Architectural Model
Fault tolerant distributed protocols typically utilize a homogeneous fault model, either fail-crash or fail-Byzantine, where all processors are assumed to fail in the same manner....
Marco Serafini, Neeraj Suri
ICCAD
2008
IEEE
106views Hardware» more  ICCAD 2008»
14 years 4 months ago
Process variability-aware transient fault modeling and analysis
– Due to reduction in device feature size and supply voltage, the sensitivity of digital systems to transient faults is increasing dramatically. As technology scales further, the...
Natasa Miskov-Zivanov, Kai-Chiang Wu, Diana Marcul...
ICPADS
2005
IEEE
14 years 1 months ago
Comparison of Software Reliability Assessment Methods for Open Source Software
: We propose software reliability assessment methods for concurrent distributed system development by using the Analytic Hierarchy Process. Also, we make a comparison between the i...
Yoshinobu Tamura, Shigeru Yamada
CHARME
2003
Springer
129views Hardware» more  CHARME 2003»
14 years 1 months ago
On the Correctness of an Intrusion-Tolerant Group Communication Protocol
Intrusion-tolerance is the technique of using fault-tolerance to achieve security properties. Assuming that faults, both benign and Byzantine, are unavoidable, the main goal of Int...
Mohamed Layouni, Jozef Hooman, Sofiène Taha...
SBCCI
2004
ACM
117views VLSI» more  SBCCI 2004»
14 years 1 months ago
Reducing test time with processor reuse in network-on-chip based systems
This paper proposes a test planning method capable of reusing available processors as test sources and sinks, and the on-chip network as the access mechanism for the test of cores...
Alexandre M. Amory, Érika F. Cota, Marcelo ...