Sciweavers

2778 search results - page 19 / 556
» Reuse Technique in Hardware Design
Sort
View
ESM
2000
13 years 11 months ago
SEP: Simulation framework to evaluate digital hardware architectures
Know-how is the most useful mean for designing new processors before a complete hardware description. The integration rate is increasing very quickly and the timeto-market has to ...
Frédéric Mallet, Fernand Boér...
DAC
2006
ACM
14 years 10 months ago
Multiprocessor system-on-chip data reuse analysis for exploring customized memory hierarchies
The increasing use of Multiprocessor Systems-on-Chip (MPSoCs) for high performance demands of embedded applications results in high power dissipation. The memory subsystem is a la...
Ilya Issenin, Erik Brockmeyer, Bart Durinck, Nikil...
DATE
2002
IEEE
94views Hardware» more  DATE 2002»
14 years 2 months ago
E-Design Based on the Reuse Paradigm
This paper gives an overview on a Virtual electronic component or IP (Intellectual Property) exchange infrastructure whose main components are a XML "well structured IP e-cat...
L. Ghanmi, A. Ghrab, M. Hamdoun, B. Missaoui, K. S...
APSEC
2006
IEEE
14 years 3 months ago
Genericity - a "Missing in Action" Key to Software Simplification and Reuse
We hypothesize that certain program complexities and difficulties to realize reuse potentials have their roots in weak mechanisms for generic design of today’s programming techn...
Stan Jarzabek
CSREAESA
2003
13 years 11 months ago
Design of Digital Circuits on the Basis of Hardware Templates
The paper presents a technique for the design of digital circuits based on reusable hardware templates (HT). Any HT is being constructed in such a way that it might be employed for...
Valery Sklyarov, Iouliia Skliarova