Sciweavers

2778 search results - page 523 / 556
» Reuse Technique in Hardware Design
Sort
View
DAC
2010
ACM
14 years 10 days ago
Off-chip memory bandwidth minimization through cache partitioning for multi-core platforms
We present a methodology for off-chip memory bandwidth minimization through application-driven L2 cache partitioning in multicore systems. A major challenge with multi-core system...
Chenjie Yu, Peter Petrov
JUCS
2000
102views more  JUCS 2000»
13 years 8 months ago
Towards Two-Level Formal Modeling of Computer-Based Systems
: Embedded Computer-based Systems are becoming highly complex and hard to implement because of the large number of concerns the designers have to address. These systems are tightly...
Gabor Karsai, Greg Nordstrom, Ákos Lé...
CAV
2009
Springer
206views Hardware» more  CAV 2009»
14 years 9 months ago
D-Finder: A Tool for Compositional Deadlock Detection and Verification
D-Finder tool implements a compositional method for the verification of component-based systems described in BIP language encompassing multi-party interaction. For deadlock detecti...
Saddek Bensalem, Marius Bozga, Thanh-Hung Nguyen, ...
VLDB
2007
ACM
145views Database» more  VLDB 2007»
14 years 8 months ago
Executing Stream Joins on the Cell Processor
Low-latency and high-throughput processing are key requirements of data stream management systems (DSMSs). Hence, multi-core processors that provide high aggregate processing capa...
Bugra Gedik, Philip S. Yu, Rajesh Bordawekar
XPU
2005
Springer
14 years 1 months ago
Agile Methods for Embedded Systems
The main goal to be answered by this Ph.D. thesis is whether there is a potential for a successful and powerful application of agile methods and related techniques to embedded syst...
Dirk Wilking