Sciweavers

12551 search results - page 2252 / 2511
» Reuse in Systems Engineering
Sort
View
148
Voted
EUROSYS
2010
ACM
16 years 1 months ago
Differential RAID: Rethinking RAID for SSD Reliability
Deployment of SSDs in enterprise settings is limited by the low erase cycles available on commodity devices. Redundancy solutions such as RAID can potentially be used to protect a...
Mahesh Balakrishnan, Asim Kadav, Vijayan Prabhakar...
EUROSYS
2007
ACM
16 years 1 months ago
STMBench7: a benchmark for software transactional memory
Software transactional memory (STM) is a promising technique for controlling concurrency in modern multi-processor architectures. STM aims to be more scalable than explicit coarse...
Rachid Guerraoui, Michal Kapalka, Jan Vitek
ICCD
2008
IEEE
159views Hardware» more  ICCD 2008»
16 years 1 months ago
Optimizing data sharing and address translation for the Cell BE Heterogeneous Chip Multiprocessor
— Heterogeneous Chip Multiprocessors (HMPs), such as the Cell Broadband Engine, offer a new design optimization opportunity by allowing designers to provide accelerators for appl...
Michael Gschwind
ICCD
2007
IEEE
140views Hardware» more  ICCD 2007»
16 years 1 months ago
A low overhead hardware technique for software integrity and confidentiality
Software integrity and confidentiality play a central role in making embedded computer systems resilient to various malicious actions, such as software attacks; probing and tamper...
Austin Rogers, Milena Milenkovic, Aleksandar Milen...
ICCD
2005
IEEE
119views Hardware» more  ICCD 2005»
16 years 1 months ago
Deployment of Better Than Worst-Case Design: Solutions and Needs
The advent of nanometer feature sizes in silicon fabrication has triggered a number of new design challenges for computer designers. These challenges include design complexity and...
Todd M. Austin, Valeria Bertacco
« Prev « First page 2252 / 2511 Last » Next »