Sciweavers

167 search results - page 23 / 34
» Robust Techniques for Watermarking Sequential Circuit Design...
Sort
View
GECCO
2003
Springer
129views Optimization» more  GECCO 2003»
14 years 22 days ago
Inherent Fault Tolerance in Evolved Sorting Networks
This poster paper summarizes our research on fault tolerance arising as a by-product of the evolutionary computation process. Past research has shown evidence of robustness emergin...
Rob Shepherd, James A. Foster
SAT
2010
Springer
148views Hardware» more  SAT 2010»
13 years 11 months ago
Automated Testing and Debugging of SAT and QBF Solvers
Robustness and correctness are essential criteria for SAT and QBF solvers. We develop automated testing and debugging techniques designed and optimized for SAT and QBF solver devel...
Robert Brummayer, Florian Lonsing, Armin Biere
DATE
2007
IEEE
89views Hardware» more  DATE 2007»
14 years 1 months ago
Computing synchronizer failure probabilities
— System-on-Chip designs often have a large number of timing domains. Communication between these domains requires synchronization, and the failure probabilities of these synchro...
Suwen Yang, Mark R. Greenstreet
ICCAD
2010
IEEE
133views Hardware» more  ICCAD 2010»
13 years 4 months ago
Testing methods for detecting stuck-open power switches in coarse-grain MTCMOS designs
Coarse-grain multi-threshold CMOS (MTCMOS) is an effective power-gating technique to reduce IC's leakage power consumption by turning off idle devices with MTCMOS power switc...
Szu-Pang Mu, Yi-Ming Wang, Hao-Yu Yang, Mango Chia...
ASPDAC
2007
ACM
107views Hardware» more  ASPDAC 2007»
13 years 11 months ago
Advanced tools for simulation and design of oscillators/PLLs
We present a robust, automated oscillator macromodeling technique for extracting comprehensive phase and amplitude macromodels from oscillators' SPICE circuit descriptions. Th...
Xiaolue Lai, Jaijeet S. Roychowdhury