Sciweavers

167 search results - page 26 / 34
» Robust Techniques for Watermarking Sequential Circuit Design...
Sort
View
DAC
2000
ACM
14 years 8 months ago
Power minimization using control generated clocks
In this paper we describe an area efficient power minimization scheme "Control Generated ClockingI` that saves significant amounts of power in datapath registers and clock dr...
M. Srikanth Rao, S. K. Nandy
ISQED
2005
IEEE
108views Hardware» more  ISQED 2005»
14 years 1 months ago
Error Analysis for the Support of Robust Voltage Scaling
Recently, a new Dynamic Voltage Scaling (DVS) scheme has been proposed that increases energy efficiency significantly by allowing the processor to operate at or slightly below the...
David Roberts, Todd M. Austin, David Blaauw, Trevo...
IPSN
2010
Springer
14 years 2 months ago
Self-identifying sensor data
Public-use sensor datasets are a useful scientific resource with the unfortunate feature that their provenance is easily disconnected from their content. To address this we intro...
Stephen Chong, Christian Skalka, Jeffrey A. Vaugha...
ICIP
2002
IEEE
14 years 9 months ago
Anti-collusion codes: multi-user and multimedia perspectives
Digital fingerprinting is an effective method to identify users who might try to redistribute multimedia content, such as images and video. These fingerprints are typically embedd...
Wade Trappe, Min Wu, K. J. Ray Liu
DAC
2005
ACM
13 years 9 months ago
Logic soft errors in sub-65nm technologies design and CAD challenges
Logic soft errors are radiation induced transient errors in sequential elements (flip-flops and latches) and combinational logic. Robust enterprise platforms in sub-65nm technolog...
Subhasish Mitra, Tanay Karnik, Norbert Seifert, Mi...