Sciweavers

768 search results - page 124 / 154
» Robustness of Sequential Circuits
Sort
View
ICCD
2004
IEEE
113views Hardware» more  ICCD 2004»
14 years 5 months ago
Toward an Integrated Design Methodology for Fault-Tolerant, Multiple Clock/Voltage Integrated Systems
Abstract - This paper describes a communicationcentric design methodology that addresses the fundamental challenges induced by the emergence of truly heterogeneous Systems-on-Chip ...
Radu Marculescu, Diana Marculescu, Larry T. Pilegg...
ICCAD
2008
IEEE
130views Hardware» more  ICCAD 2008»
14 years 5 months ago
Lightweight secure PUFs
— To ensure security and robustness of the next generation of Physically Unclonable Functions (PUFs), we have developed a new methodology for PUF design. Our approach employs int...
Mehrdad Majzoobi, Farinaz Koushanfar, Miodrag Potk...
TEI
2009
ACM
78views Hardware» more  TEI 2009»
14 years 3 months ago
A short guide to modulated light
Many types of tangible interaction systems, such as interactive surfaces and gesture-based interfaces, are based on various kinds of optical tracking, using infrared illuminators ...
Florian Echtler, Tobias Sielhorst, Manuel Huber, G...
ATS
2003
IEEE
151views Hardware» more  ATS 2003»
14 years 1 months ago
BDD Based Synthesis of Symmetric Functions with Full Path-Delay Fault Testability
A new technique for synthesizing totally symmetric Boolean functions is presented that achieves complete robust path delay fault testability. We apply BDDs for the synthesis of sy...
Junhao Shi, Görschwin Fey, Rolf Drechsler
ISQED
2003
IEEE
303views Hardware» more  ISQED 2003»
14 years 1 months ago
Design and Analysis of Low-Voltage Current-Mode Logic Buffers
- This paper investigates important problems involved in the design of a CML buffer as well as a chain of tapered CML buffers. A new design procedure to systematically design a cha...
Payam Heydari