Sciweavers

768 search results - page 70 / 154
» Robustness of Sequential Circuits
Sort
View
ICASSP
2011
IEEE
13 years 15 days ago
Non-stationary noise estimation method based on bias-residual component decomposition for robust speech recognition
This paper addresses a noise suppression problem, namely the estimation of non-stationary noise sequences. In this problem, we assume that non-stationary noise can be decomposed i...
Masakiyo Fujimoto, Shinji Watanabe, Tomohiro Nakat...
ICCAD
2006
IEEE
126views Hardware» more  ICCAD 2006»
14 years 5 months ago
Exploring linear structures of critical path delay faults to reduce test efforts
It has been shown that the delay of a target path can be composed linearly of other path delays. If the later paths are robustly testable (with known delay values), the target pat...
Shun-Yen Lu, Pei-Ying Hsieh, Jing-Jia Liou
MICRO
2006
IEEE
159views Hardware» more  MICRO 2006»
13 years 8 months ago
MRF Reinforcer: A Probabilistic Element for Space Redundancy in Nanoscale Circuits
Shrinking devices to the nanoscale, increasing integration densities, and reducing of voltage levels down to the thermal limit, all conspire to produce faulty systems. Frequent oc...
Kundan Nepal, R. Iris Bahar, Joseph L. Mundy, Will...
VLSID
2007
IEEE
91views VLSI» more  VLSID 2007»
14 years 9 months ago
Reusing Learned Information in SAT-based ATPG
The robustness of engines for ATPG has to be improved to cope with the growing size of circuits. Recently, SAT-based ATPG approaches have been shown to be very robust even on larg...
Görschwin Fey, Rolf Drechsler, Tim Warode
DDECS
2009
IEEE
106views Hardware» more  DDECS 2009»
14 years 3 months ago
Forward and backward guarding in early output logic
—Quasi Delay Insensitive asynchronous logic is a very robust system allowing safe implementations while requiring minimal timing assumptions. Unfortunately the design methodologi...
Charlie Brej, Doug Edwards