Sciweavers

198 search results - page 39 / 40
» Scalable architecture for providing per-flow bandwidth guara...
Sort
View
CASES
2007
ACM
14 years 1 months ago
Eliminating inter-process cache interference through cache reconfigurability for real-time and low-power embedded multi-tasking
We propose a technique which leverages configurable data caches to address the problem of cache interference in multitasking embedded systems. Data caches are often necessary to p...
Rakesh Reddy, Peter Petrov
WISA
2009
Springer
14 years 4 months ago
Securing Remote Access Inside Wireless Mesh Networks
Wireless mesh networks (WMNs) that are being increasingly deployed in communities and public places provide a relatively stable routing infrastructure and can be used for diverse c...
Mark Manulis
GLVLSI
2002
IEEE
108views VLSI» more  GLVLSI 2002»
14 years 2 months ago
Protected IP-core test generation
Design simplification is becoming necessary to respect the target time-to-market of SoCs, and this goal can be obtained by using predesigned IP-cores. However, their correct inte...
Alessandro Fin, Franco Fummi
MICRO
2008
IEEE
139views Hardware» more  MICRO 2008»
14 years 4 months ago
Adaptive data compression for high-performance low-power on-chip networks
With the recent design shift towards increasing the number of processing elements in a chip, high-bandwidth support in on-chip interconnect is essential for low-latency communicat...
Yuho Jin, Ki Hwan Yum, Eun Jung Kim
ICC
2007
IEEE
163views Communications» more  ICC 2007»
14 years 4 months ago
Packet Dispatching Algorithms with the Static Connection Patterns Scheme for Three-Stage Buffered Clos-Network Switches
—Rapid expansion of the Internet and increasing demand for multimedia services fosters an immediate need for the development of new high-capacity networks capable of supporting t...
Janusz Kleban, Hugo Santos