Sciweavers

770 search results - page 101 / 154
» Scalable stochastic processors
Sort
View
109
Voted
IEEECIT
2007
IEEE
15 years 10 months ago
Indirect Tag Search Mechanism for Instruction Window Energy Reduction
Instruction window is a key component which extracts Instruction Level Parallelism (ILP) in modern out-of-order microprocessors. In order to exploit ILP for improving processor pe...
Shingo Watanabe, Akihiro Chiyonobu, Toshinori Sato
137
Voted
IPPS
2007
IEEE
15 years 10 months ago
Java and asynchronous iterative applications: large scale experiments
This paper focuses on large scale experiments with Java and asynchronous iterative applications. In those applications, tasks are dependent and the use of distant clusters may be ...
Jacques M. Bahi, Raphaël Couturier, David Lai...
112
Voted
ISPDC
2007
IEEE
15 years 10 months ago
Hybrid MPI-Thread Parallelization of the Fast Multipole Method
We present in this paper multi-thread and multi-process parallelizations of the Fast Multipole Method (FMM) for Laplace equation, for uniform and non uniform distributions. These ...
Olivier Coulaud, Pierre Fortin, Jean Roman
135
Voted
EUROPAR
2007
Springer
15 years 9 months ago
Parallel Nearest Neighbour Algorithms for Text Categorization
In this paper we describe the parallelization of two nearest neighbour classification algorithms. Nearest neighbour methods are well-known machine learning techniques. They have be...
Reynaldo Gil-García, José Manuel Bad...
DATE
2006
IEEE
134views Hardware» more  DATE 2006»
15 years 9 months ago
ASIP-based multiprocessor SoC design for simple and double binary turbo decoding
This paper presents a new multiprocessor platform for high throughput turbo decoding. The proposed platform is based on a new configurable ASIP combined with an efficient memory a...
Olivier Muller, Amer Baghdadi, Michel Jéz&e...