Sciweavers

860 search results - page 114 / 172
» Scaling Up Software Architecture Evaluation Processes
Sort
View
IJHPCA
2002
101views more  IJHPCA 2002»
13 years 8 months ago
SCALA: A Performance System For Scalable Computing
Lack of effective performance-evaluation environments is a major barrier to the broader use of high performance computing. Conventional performance environments are based on profi...
Xian-He Sun, Thomas Fahringer, Mario Pantano
VEE
2010
ACM
327views Virtualization» more  VEE 2010»
14 years 4 months ago
AASH: an asymmetry-aware scheduler for hypervisors
Asymmetric multicore processors (AMP) consist of cores exposing the same instruction-set architecture (ISA) but varying in size, frequency, power consumption and performance. AMPs...
Vahid Kazempour, Ali Kamali, Alexandra Fedorova
MOBIDE
2003
ACM
14 years 2 months ago
TiNA: a scheme for temporal coherency-aware in-network aggregation
This paper presents TiNA, a scheme for minimizing energy consumption in sensor networks by exploiting end-user tolerance to temporal coherency. TiNA utilizes temporal coherency to...
Mohamed A. Sharaf, Jonathan Beaver, Alexandros Lab...
MICRO
2003
IEEE
125views Hardware» more  MICRO 2003»
14 years 2 months ago
WaveScalar
Silicon technology will continue to provide an exponential increase in the availability of raw transistors. Effectively translating this resource into application performance, how...
Steven Swanson, Ken Michelson, Andrew Schwerin, Ma...
MICRO
2008
IEEE
136views Hardware» more  MICRO 2008»
14 years 3 months ago
Power to the people: Leveraging human physiological traits to control microprocessor frequency
Any architectural optimization aims at satisfying the end user. However, modern architectures execute with little to no knowledge about the individual user. If architectures could...
Alex Shye, Yan Pan, Benjamin Scholbrock, J. Scott ...