Sciweavers

1263 search results - page 26 / 253
» Scatter-Add in Data Parallel Architectures
Sort
View
IPPS
2008
IEEE
14 years 2 months ago
Energy-efficient high-performance storage system
This project is developing extended versions of RAIDs with low-power, and exploring novel energyefficient disk array architectures using coding techniques for data intensive compu...
Jun Wang
TVLSI
2008
92views more  TVLSI 2008»
13 years 7 months ago
Reconfigurable Architecture for Network Flow Analysis
This paper describes a reconfigurable architecture based on field-programmable gate-array (FPGA) technology for monitoring and analyzing network traffic at increasingly high networ...
Sherif Yusuf, Wayne Luk, Morris Sloman, Naranker D...
MICRO
2006
IEEE
191views Hardware» more  MICRO 2006»
13 years 7 months ago
CAPSULE: Hardware-Assisted Parallel Execution of Component-Based Programs
Since processor performance scalability will now mostly be achieved through thread-level parallelism, there is a strong incentive to parallelize a broad range of applications, inc...
Pierre Palatin, Yves Lhuillier, Olivier Temam
CLUSTER
2006
IEEE
13 years 11 months ago
Efficient Data-Movement for Lightweight I/O
Efficient data movement is an important part of any highperformance I/O system, but it is especially critical for the current and next-generation of massively parallel processing ...
Ron Oldfield, Patrick Widener, Arthur B. Maccabe, ...
PARELEC
2000
IEEE
14 years 5 days ago
Implementation of an Adaptive Reconfigurable Group Organized (ARGO) Parallel Architecture
The purpose of this paper is to demonstrate the implementation of an adaptable parallel architecture capable of system to task adaptation. The system implementation was based on X...
Lucas Szajek, Lev Kirischian