Sciweavers

1210 search results - page 72 / 242
» Secure Logic Synthesis
Sort
View
ACSAC
1998
IEEE
14 years 2 months ago
Electronic Submission Protocol Based on Temporal Accountability
This paper describes various possible attacks on temporal properties such as temporal records of payment times and declarations of the closing times for electronic submissions, an...
Michiharu Kudo
ICCAD
2004
IEEE
121views Hardware» more  ICCAD 2004»
14 years 7 months ago
Factoring and eliminating common subexpressions in polynomial expressions
Polynomial expressions are used to compute a wide variety of mathematical functions commonly found in signal processing and graphics applications, which provide good opportunities...
Anup Hosangadi, Farzan Fallah, Ryan Kastner
VTS
1996
IEEE
111views Hardware» more  VTS 1996»
14 years 2 months ago
Synthesis-for-scan and scan chain ordering
Designing a testable circuit is often a two step process. First, the circuit is designed to conform to the functional specifications. Then, the testability aspects are added. By t...
Robert B. Norwood, Edward J. McCluskey
VLDB
1990
ACM
143views Database» more  VLDB 1990»
14 years 2 months ago
Synthesizing Database Transactions
Database programming requires having the knowledge of database semantics both to maintain database integrity and to explore more optimization opportunities. Automated programming ...
Xiaolei Qian
ACSAC
1999
IEEE
14 years 2 months ago
Security Architecture Development and Results for a Distributed Modeling and Simulation System
This paper reports on an ongoing effort to define the security architecture for the Joint Simulation System (JSIMS), a joint military modeling and simulation system. It also descr...
Richard B. Neely