623 search results - page 72 / 125 » Side-Channel Issues for Designing Secure Hardware Implementa... |
150
click to vote
ERSA
2009
15 years 1 months ago
2009
For a generic flexible efficient array antenna receiver platform a hierarchical reconfigurable tiled architecture has been proposed. The architecture provides a flexible reconfigur...
131
click to vote
MICRO
2006
IEEE
15 years 10 months ago
2006
IEEE
This paper presents and studies a distributed L2 cache management approach through OS-level page allocation for future many-core processors. L2 cache management is a crucial multi...
165
Voted
ACMMSP
2006
ACM
15 years 10 months ago
2006
ACM
This paper proposes and studies a distributed L2 cache management approach through page-level data to cache slice mapping in a future processor chip comprising many cores. L2 cach...
174
click to vote
FDL
2004
IEEE
15 years 7 months ago
2004
IEEE
System-on-Chip (SOC) and other complex distributed hardware/software systems contain heterogeneous components such as DSPs, micro-controllers, application specific logic etc., whi...
131
Voted
ISCAS
2006
IEEE
15 years 10 months ago
2006
IEEE
— This paper proposes a new reconfigurable architecture for multi-media and wireless communications. The proposed architecture addresses three critical design issues with the loo...