Sciweavers

320 search results - page 8 / 64
» Simulation based Development of Efficient Hardware for Sort ...
Sort
View
EUROMICRO
1998
IEEE
14 years 1 months ago
Process Scheduling for Performance Estimation and Synthesis of Hardware/Software Systems
The paper presents an approach to process scheduling for embedded systems. Target architectures consist of several processors and ASICs connected by shared busses. We have develop...
Petru Eles, Krzysztof Kuchcinski, Zebo Peng, Alexa...
ICDE
2008
IEEE
163views Database» more  ICDE 2008»
14 years 10 months ago
Approximate Joins for Data-Centric XML
In data integration applications, a join matches elements that are common to two data sources. Often, however, elements are represented slightly different in each source, so an app...
Nikolaus Augsten, Michael H. Böhlen, Curtis E...
ICCAD
2009
IEEE
133views Hardware» more  ICCAD 2009»
13 years 7 months ago
A parallel preconditioning strategy for efficient transistor-level circuit simulation
A parallel computing approach for large-scale SPICE-accurate circuit simulation is described that is based on a new preconditioned iterative solver. The preconditioner involves the...
Heidi Thornquist, Eric R. Keiter, Robert J. Hoekst...
WSC
2004
13 years 10 months ago
Simulation-Based Pricing of Mortgage-Backed Securities
Mortgage-Backed-Securities (MBS), as the largest investment class of fixed income securities, have always been hard to price. Because of the following reasons, normal numerical me...
Jian Chen
ASPDAC
2004
ACM
79views Hardware» more  ASPDAC 2004»
14 years 27 days ago
NSGA-based parasitic-aware optimization of a 5GHz low-noise VCO
Abstract--A parasitic-aware RF synthesis tool based on a nondominated sorting genetic algorithm (NSGA) is introduced. The NSGA-based optimizer casts the design problem as a multi-o...
Min Chu, David J. Allstot, Jeffrey M. Huard, Kim Y...