Sciweavers

105 search results - page 5 / 21
» Simulation based architectural power estimation for PLA-base...
Sort
View
TII
2010
146views Education» more  TII 2010»
13 years 3 months ago
PAUC: Power-Aware Utilization Control in Distributed Real-Time Systems
Abstract--CPU utilization control has recently been demonstrated to be an effective way of meeting end-to-end deadlines for distributed real-time systems running in unpredictable e...
Xiaorui Wang, Xing Fu, Xue Liu, Zonghua Gu
CODES
2004
IEEE
14 years 9 days ago
Power analysis of system-level on-chip communication architectures
For complex System-on-chips (SoCs) fabricated in nanometer technologies, the system-level on-chip communication architecture is emerging as a significant source of power consumpti...
Kanishka Lahiri, Anand Raghunathan
ICASSP
2009
IEEE
14 years 3 months ago
Predictive power control and multiple-description coding for wireless sensor networks
We study state estimation via wireless sensor networks over fading channels affected by random packet loss. In the configuration examined, the sensors send their measurements to ...
Jan Østergaard, Daniel E. Quevedo, Anders A...
VLSID
2005
IEEE
121views VLSI» more  VLSID 2005»
14 years 9 months ago
A Heuristic for Peak Power Constrained Design of Network-on-Chip (NoC) Based Multimode Systems
Designing NoC-based systems has become increasingly complex with support for multiple functionalities. Decisions regarding interconnections between the heterogeneous system compon...
Praveen Bhojwani, Rabi N. Mahapatra, Eun Jung Kim,...
ASPLOS
2008
ACM
13 years 10 months ago
No "power" struggles: coordinated multi-level power management for the data center
Power delivery, electricity consumption, and heat management are becoming key challenges in data center environments. Several past solutions have individually evaluated different ...
Ramya Raghavendra, Parthasarathy Ranganathan, Vani...