Sciweavers

295 search results - page 7 / 59
» Simultaneous Quantifier Elimination
Sort
View
FPL
2007
Springer
97views Hardware» more  FPL 2007»
14 years 15 days ago
An FPGA Approach to Quantifying Coherence Traffic Efficiency on Multiprocessor Systems
Recently, there is a surge of interests in using FPGAs for computer architecture research including applications from emulating and analyzing a new platform to accelerating microa...
Taeweon Suh, Shih-Lien Lu, Hsien-Hsin S. Lee
FPL
2004
Springer
72views Hardware» more  FPL 2004»
14 years 2 months ago
Simultaneous Timing Driven Clustering and Placement for FPGAs
Traditional placement algorithms for FPGAs are normally carried out on a fixed clustering solution of a circuit. The impact of clustering on wirelength and delay of the placement s...
Gang Chen, Jason Cong
COR
2007
80views more  COR 2007»
13 years 8 months ago
A heuristic approach to simultaneous course/student timetabling
Many approaches have been taken in academic environments to address the problem of student and course timetabling. Typically, student scheduling and course scheduling have been tr...
Christopher Head, Sami Shaban
AISC
2008
Springer
13 years 10 months ago
Parametric Linear Arithmetic over Ordered Fields in Isabelle/HOL
We use higher-order logic to verify a quantifier elimination procedure for linear arithmetic over ordered fields, where the coefficients of variables are multivariate polynomials o...
Amine Chaieb
JSYML
2006
119views more  JSYML 2006»
13 years 8 months ago
0-D-valued fields
In [Sca99], T. Scanlon proved a quantifier elimination result for valued D-fields in a three-sorted language by using angular component functions. Here we prove an analogous theore...
Nicolas Guzy