Sciweavers

412 search results - page 74 / 83
» Single-Sink Network Design with Vertex Connectivity Requirem...
Sort
View
VLSID
2004
IEEE
107views VLSI» more  VLSID 2004»
14 years 8 months ago
Performance Analysis of Inter Cluster Communication Methods in VLIW Architecture
With increasing demands for high performance by embedded systems, especially by digital signal processing applications, embedded processors must increase available instruction lev...
Sourabh Saluja, Anshul Kumar
MICRO
2006
IEEE
105views Hardware» more  MICRO 2006»
14 years 1 months ago
Distributed Microarchitectural Protocols in the TRIPS Prototype Processor
Growing on-chip wire delays will cause many future microarchitectures to be distributed, in which hardware resources within a single processor become nodes on one or more switched...
Karthikeyan Sankaralingam, Ramadass Nagarajan, Rob...
DAC
2006
ACM
14 years 1 months ago
Visibility enhancement for silicon debug
Several emerging Design-for-Debug (DFD) methodologies are addressing silicon debug by making internal signal values and other data observable. Most of these methodologies require ...
Yu-Chin Hsu, Fur-Shing Tsai, Wells Jong, Ying-Tsai...
MMM
2005
Springer
148views Multimedia» more  MMM 2005»
14 years 1 months ago
Paving the Last Mile for Multi-Channel Multimedia Presentation Generation
Users of multimedia applications today are equipped with a variety of different (mobile) devices that each come with different operating systems, memory and CPU capabilities, netw...
Ansgar Scherp, Susanne Boll
HICSS
2003
IEEE
119views Biometrics» more  HICSS 2003»
14 years 29 days ago
A First Person IP over HDSL Case Study
As many authors have articulated, the “last mile problem” is often cited as a persistent engineering obstacle in deploying residential broadband solutions. Additionally, some ...
Wayne Smith