Sciweavers

    1859 search results - page 12 / 372
    » Sketch-based path design
    Sort
    View
    JSAC
    2007
    93views more  JSAC 2007»
    Optimal Virtual Topology Design using Bus-Label Switched Paths
    13 years 7 months ago
    Optimal Virtual Topology Design using Bus-Label Switched Paths
    Download  ftp-sop.inria.fr
    — Although there is a trend in reducing the number of layers in core and metropolitan area networks, still the optimal design of multi-layer networks (like IP over WDM) remains a...
    Yannick Brehon, Daniel Kofman, Michal Pióro...
    claim paper
    Read More »
    MICRO
    2006
    IEEE
    117views Hardware» more  MICRO 2006»
    PathExpander: Architectural Support for Increasing the Path Coverage of Dynamic Bug Detection
    14 years 1 months ago
    PathExpander: Architectural Support for Increasing the Path Coverage of Dynamic Bug Detection
    Download  iacoma.cs.uiuc.edu
    Dynamic software bug detection tools are commonly used because they leverage run-time information. However, they suffer from a fundamental limitation, the Path Coverage Problem: t...
    Shan Lu, Pin Zhou, Wei Liu, Yuanyuan Zhou, Josep T...
    claim paper
    Read More »
    ATS
    2005
    IEEE
    91views Hardware» more  ATS 2005»
    Design for Testability Based on Single-Port-Change Delay Testing for Data Paths
    14 years 1 months ago
    Design for Testability Based on Single-Port-Change Delay Testing for Data Paths
    Download  library.naist.jp
    Yuki Yoshikawa, Satoshi Ohtake, Michiko Inoue, Hid...
    claim paper
    Read More »
    INFOCOM
    1997
    IEEE
    86views Communications» more  INFOCOM 1997»
    Design of a Fast Restoration Mechanism for Virtual Path-Based ATM Networks
    13 years 12 months ago
    Design of a Fast Restoration Mechanism for Virtual Path-Based ATM Networks
    Download  lion.cs.uiuc.edu
    Chao-Ju Hou
    claim paper
    Read More »
    DAC
    1995
    ACM
    129views Computer Architecture» more  DAC 1995»
    Data Path Allocation for Synthesizing RTL Designs with Low BIST Area Overhead
    13 years 11 months ago
    Data Path Allocation for Synthesizing RTL Designs with Low BIST Area Overhead
    Download  poisson.usc.edu
    Ishwar Parulkar, Sandeep K. Gupta, Melvin A. Breue...
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.