1859 search results - page 227 / 372 » Sketch-based path design |
140
click to vote
DAC
2006
ACM
16 years 5 months ago
2006
ACM
Since performance on FPGAs is dominated by the routing architecture rather than wirelength, we propose a new architecture-aware approach to initial FPGA placement that models the ...
122
click to vote
CHI
2008
ACM
16 years 4 months ago
2008
ACM
We are in the midst of an explosion of emerging humancomputer interaction techniques that redefine our understanding of both computers and interaction. We propose the notion of Re...
146
click to vote
VLSID
2002
IEEE
16 years 4 months ago
2002
IEEE
Satisfiability of complex word-level formulas often arises as a problem in formal verification of hardware designs described at the register transfer level (RTL). Even though most...
125
click to vote
ICCD
2004
IEEE
16 years 1 months ago
2004
IEEE
This paper proposes a new formalism for layout-driven optimization of datapaths. It is based on preserving an arithmetic bit level representation of the arithmetic circuit portion...
138
click to vote
ICCAD
2006
IEEE
16 years 1 months ago
2006
IEEE
Abstract— Design variability due to within-die and die-todie process variations has the potential to significantly reduce the maximum operating frequency and the effective yield...