Sciweavers

57 search results - page 3 / 12
» Soft computing techniques applied to finance
Sort
View
FCCM
2000
IEEE
122views VLSI» more  FCCM 2000»
13 years 12 months ago
Evaluating Hardware Compilation Techniques
Hardware compilation techniques which use highlevel programming languages to describe and synthesize hardware are gaining popularity. They are especially useful for reconfigurable...
Markus Weinhardt, Wayne Luk
DATE
2006
IEEE
120views Hardware» more  DATE 2006»
14 years 1 months ago
Soft delay error analysis in logic circuits
— In this paper, we present an analysis methodology to compute circuit node sensitivity due to charged particle induced delay (timing) errors, Soft Delay Errors (SDE). We define...
Balkaran S. Gill, Christos A. Papachristou, Franci...
HPCA
2009
IEEE
14 years 2 months ago
Soft error vulnerability aware process variation mitigation
As transistor process technology approaches the nanometer scale, process variation significantly affects the design and optimization of high performance microprocessors. Prior stu...
Xin Fu, Tao Li, José A. B. Fortes
DIGRA
2005
Springer
14 years 29 days ago
Extending Soft Models to Game Design: Flow, Challenges and Conflicts
Challenge and conflict are elements that all game designers strive to engineer into their games. Research shows that challenge is what drives a high proportion of games players ye...
Abdennour El Rhalibi, Martin Hanneghan, Stephen Ta...
VLSID
2006
IEEE
156views VLSI» more  VLSID 2006»
14 years 7 months ago
SEAT-LA: A Soft Error Analysis Tool for Combinational Logic
Radiation induced soft errors in combinational logic is expected to become as important as directly induced errors on state elements. Consequently, it has become important to deve...
Jungsub Kim, Mary Jane Irwin, Narayanan Vijaykrish...