Sciweavers

690 search results - page 18 / 138
» Software Development in a Hardware Simulation Environment
Sort
View
DFG
2001
Springer
14 years 22 days ago
Interactive medical 3D-simulations by means of stereoscopy and standard hardware
: Using stereo-3D hardware in its different solutions is not new, but most available applications use these Hardware only for a better visualization of 3d-reconstructions. It is an...
Kay Melzer, Hans-Gerd Lipinski, Dietrich H. W. Gr&...
IMSCCS
2006
IEEE
14 years 2 months ago
Verification Environment for a SCMP Architecture
The computer architecture of Single-chip multiprocessor (SCMP) is one of important research topics in developing the next-generation of computer hardware. A verification environme...
Wenbin Yao, Nianmin Yao, Shaobin Cai, Jun Ni
ISSTA
2009
ACM
14 years 2 months ago
Specifying the worst case: orthogonal modeling of hardware errors
During testing, the execution of valid cases is only one part of the task. Checking the behavior in boundary situations and in the presence of errors is an equally important subje...
Jewgenij Botaschanjan, Benjamin Hummel
DATE
2006
IEEE
108views Hardware» more  DATE 2006»
14 years 2 months ago
Software-friendly HW/SW co-simulation: an industrial case study
This paper proposes a novel HW/SW co-simulation approach that minimizes the impact on software designers. We propose a SystemC-based system that enables the software team to test ...
Juanjo Noguera, Luis Baldez, Narcis Simon, Lluis A...
DATE
2004
IEEE
135views Hardware» more  DATE 2004»
13 years 12 months ago
A Simulation-Based Power-Aware Architecture Exploration of a Multiprocessor System-on-Chip Design
We present the design exploration of a System-on-Chip architecture dedicated to the implementation of the HIPERLAN/2 communication protocol. The task was accomplished by means of ...
Francesco Menichelli, Mauro Olivieri, Luca Benini,...