Sciweavers

2512 search results - page 403 / 503
» Software Transactional Memory
Sort
View
CASES
2001
ACM
14 years 1 months ago
Heads and tails: a variable-length instruction format supporting parallel fetch and decode
Abstract. Existing variable-length instruction formats provide higher code densities than fixed-length formats, but are ill-suited to pipelined or parallel instruction fetch and de...
Heidi Pan, Krste Asanovic
LCPC
2000
Springer
14 years 1 months ago
Compiling Data Intensive Applications with Spatial Coordinates
Abstract. Processing and analyzing large volumes of data plays an increasingly important role in many domains of scienti c research. We are developing a compiler which processes da...
Renato Ferreira, Gagan Agrawal, Ruoming Jin, Joel ...
UIST
1995
ACM
14 years 1 months ago
Migratory Applications
We introduce a new genre of user interface applications that can migrate from one machine to another, taking their user interface and application contexts with them, and continue ...
Krishna Bharat, Luca Cardelli
FASE
2010
Springer
14 years 1 months ago
Efficient Runtime Assertion Checking of Assignable Clauses with Datagroups
Runtime assertion checking is useful for debugging programs and specifications. Existing tools check invariants as well as method preand postconditions, but mostly ignore assignabl...
Hermann Lehner, Peter Müller
CASES
2008
ACM
14 years 3 days ago
Multiple sleep mode leakage control for cache peripheral circuits in embedded processors
This paper proposes a combination of circuit and architectural techniques to maximize leakage power reduction in embedded processor on-chip caches. It targets cache peripheral cir...
Houman Homayoun, Mohammad A. Makhzan, Alexander V....