Sciweavers

2512 search results - page 443 / 503
» Software Transactional Memory
Sort
View
VLDB
2005
ACM
140views Database» more  VLDB 2005»
14 years 1 months ago
MINERVA: Collaborative P2P Search
This paper proposes the live demonstration of a prototype of MINERVA1 , a novel P2P Web search engine. The search engine is layered on top of a DHT-based overlay network that conn...
Matthias Bender, Sebastian Michel, Peter Triantafi...
VLSI
2005
Springer
14 years 1 months ago
Pareto Points in SRAM Design Using the Sleepy Stack Approach
Leakage power consumption of current CMOS technology is already a great challenge. ITRS projects that leakage power consumption may come to dominate total chip power consumption a...
Jun-Cheol Park, Vincent John Mooney III
ARCS
2005
Springer
14 years 1 months ago
Reusable Design of Inter-chip Communication Interfaces for Next Generation of Adaptive Computing Systems
Abstract. The SoC (System-on-Chip) technology is used in small and flexible consumer electronic devices. SoCs include one or more microcontroller, memory, programmable logic, and ...
Vincent Kotzsch, Jörg Schneider, Günther...
ACMMSP
2004
ACM
101views Hardware» more  ACMMSP 2004»
14 years 1 months ago
Metrics and models for reordering transformations
Irregular applications frequently exhibit poor performance on contemporary computer architectures, in large part because of their inefficient use of the memory hierarchy. Runtime ...
Michelle Mills Strout, Paul D. Hovland
CASES
2004
ACM
14 years 1 months ago
A low power architecture for embedded perception
Recognizing speech, gestures, and visual features are important interface capabilities for future embedded mobile systems. Unfortunately, the real-time performance requirements of...
Binu K. Mathew, Al Davis, Michael Parker