Sciweavers

634 search results - page 98 / 127
» Some observations on bitTorrent performance
Sort
View
VLSID
2005
IEEE
285views VLSI» more  VLSID 2005»
14 years 8 months ago
Power Monitors: A Framework for System-Level Power Estimation Using Heterogeneous Power Models
Abstract--Power analysis early in the design cycle is critical for the design of lowpower systems. With the move to system-level specifications and design methodologies, there has ...
Nikhil Bansal, Kanishka Lahiri, Anand Raghunathan,...
SIGMOD
2008
ACM
190views Database» more  SIGMOD 2008»
14 years 8 months ago
OLTP through the looking glass, and what we found there
Online Transaction Processing (OLTP) databases include a suite of features -- disk-resident B-trees and heap files, locking-based concurrency control, support for multi-threading ...
Stavros Harizopoulos, Daniel J. Abadi, Samuel Madd...
MOBIHOC
2004
ACM
14 years 7 months ago
Frequency rolling: a cooperative frequency hopping for mutually interfering wpans
A Wireless Personal Area Network (WPAN) provides wireless links among proximate devices, usually carried by an individual. As WPAN gains momentum in ubiquitous usage, the interfer...
Petar Popovski, Hiroyuki Yomo, Sebastien Aprili
ISCA
2009
IEEE
136views Hardware» more  ISCA 2009»
14 years 2 months ago
Architectural core salvaging in a multi-core processor for hard-error tolerance
The incidence of hard errors in CPUs is a challenge for future multicore designs due to increasing total core area. Even if the location and nature of hard errors are known a prio...
Michael D. Powell, Arijit Biswas, Shantanu Gupta, ...
ISCA
2005
IEEE
181views Hardware» more  ISCA 2005»
14 years 1 months ago
Adaptive Mechanisms and Policies for Managing Cache Hierarchies in Chip Multiprocessors
With the ability to place large numbers of transistors on a single silicon chip, manufacturers have begun developing chip multiprocessors (CMPs) containing multiple processor core...
Evan Speight, Hazim Shafi, Lixin Zhang, Ramakrishn...