Sciweavers

    1459 search results - page 16 / 292
    » Statistical Modeling for Circuit Simulation
    Sort
    View
    AMC
    2005
    148views more  AMC 2005»
    Review of model order reduction methods for numerical simulation of nonlinear circuits
    13 years 7 months ago
    Review of model order reduction methods for numerical simulation of nonlinear circuits
    Download  www.tu-chemnitz.de
    In this paper, we reviewed several newly presented nonlinear model order reduction methods, we analyze these methods theoretically and with experiments in detail. We show the prob...
    Lihong Feng
    claim paper
    Read More »
    FDL
    2008
    IEEE
    141views Natural Language Processing» more  FDL 2008»
    VHDL-AMS Implementation of a Numerical Ballistic CNT Model for Logic Circuit Simulation
    14 years 2 months ago
    VHDL-AMS Implementation of a Numerical Ballistic CNT Model for Logic Circuit Simulation
    Download  eprints.ecs.soton.ac.uk
    —This paper introduces a novel numerical carbon nanotube transistor (CNT) modelling approach which brings in a flexible and efficient cubic spline non-linear approximation of t...
    Dafeng Zhou, Tom J. Kazmierski, Bashir M. Al-Hashi...
    claim paper
    Read More »
    ATVA
    2007
    Springer
    112views Hardware» more  ATVA 2007»
    Analog/Mixed-Signal Circuit Verification Using Models Generated from Simulation Traces
    14 years 1 months ago
    Analog/Mixed-Signal Circuit Verification Using Models Generated from Simulation Traces
    Download  www.async.ece.utah.edu
    Scott Little, David Walter, Kevin Jones, Chris J. ...
    claim paper
    Read More »
    IEICET
    2008
    49views more  IEICET 2008»
    Fast Simulation Technique of Plane Circuits via Two-Layer CNN-Based Modeling
    13 years 7 months ago
    Fast Simulation Technique of Plane Circuits via Two-Layer CNN-Based Modeling
    Download  nlab.ee.tokushima-u.ac.jp
    Yuichi Tanji, Hideki Asai, Masayoshi Oda, Yoshifum...
    claim paper
    Read More »
    TRETS
    2008
    46views more  TRETS 2008»
    Parametric Yield Modeling and Simulations of FPGA Circuits Considering Within-Die Delay Variations
    13 years 7 months ago
    Parametric Yield Modeling and Simulations of FPGA Circuits Considering Within-Die Delay Variations
    Download  cas.ee.ic.ac.uk
    N. Pete Sedcole, Peter Y. K. Cheung
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.