Sciweavers

368 search results - page 68 / 74
» Synthesis of Non-Interferent Timed Systems
Sort
View
IEEEPACT
2008
IEEE
14 years 3 months ago
Meeting points: using thread criticality to adapt multicore hardware to parallel regions
We present a novel mechanism, called meeting point thread characterization, to dynamically detect critical threads in a parallel region. We define the critical thread the one with...
Qiong Cai, José González, Ryan Rakvi...
ISCAS
2008
IEEE
112views Hardware» more  ISCAS 2008»
14 years 3 months ago
Glitch-aware output switching activity from word-level statistics
— This paper presents models for estimating the transition activity of signals at the output of adders in Field Programmable Gate Arrays (FPGAs), given only word-level measures o...
Jonathan A. Clarke, George A. Constantinides, Pete...
WAC
2005
Springer
118views Communications» more  WAC 2005»
14 years 2 months ago
Experiments on the Automatic Evolution of Protocols Using Genetic Programming
Truly autonomic networks ultimately require self-modifying, evolving protocol software. Otherwise humans must intervene in every situation that has not been anticipated at design t...
Lidia Yamamoto, Christian F. Tschudin
CASES
2003
ACM
14 years 1 months ago
Polynomial-time algorithm for on-chip scratchpad memory partitioning
Focusing on embedded applications, scratchpad memories (SPMs) look like a best-compromise solution when taking into account performance, energy consumption and die area. The main ...
Federico Angiolini, Luca Benini, Alberto Caprara
ICCAD
1999
IEEE
97views Hardware» more  ICCAD 1999»
14 years 1 months ago
A methodology for correct-by-construction latency insensitive design
In Deep Sub-Micron (DSM) designs, performance will depend critically on the latency of long wires. We propose a new synthesis methodology for synchronous systems that makes the de...
Luca P. Carloni, Kenneth L. McMillan, Alexander Sa...