Sciweavers

3643 search results - page 609 / 729
» System Architecture for Software Peripherals
Sort
View
DATE
2005
IEEE
104views Hardware» more  DATE 2005»
14 years 3 months ago
Queue Management in Network Processors
: - One of the main bottlenecks when designing a network processing system is very often its memory subsystem. This is mainly due to the state-of-the-art network links operating at...
Ioannis Papaefstathiou, Theofanis Orphanoudakis, G...
IPPS
2005
IEEE
14 years 3 months ago
A High-Performance Framework for Sun-to-Earth Space Weather Modeling
The Space Weather Modeling Framework (SWMF) aims at providing software architecture for integrated modeling of different domains of Sun-Earth system and high-performance physics-b...
Ovsei Volberg, Tamas I. Gombosi, Kenneth G. Powell...
SEMWEB
2004
Springer
14 years 3 months ago
Opening Up Magpie via Semantic Services
Abstract. Magpie is a suite of tools supporting a ‘zero-cost’ approach to semantic web browsing: it avoids the need for manual annotation by automatically associating an ontolo...
Martin Dzbor, Enrico Motta, John Domingue
CASES
2003
ACM
14 years 2 months ago
Polynomial-time algorithm for on-chip scratchpad memory partitioning
Focusing on embedded applications, scratchpad memories (SPMs) look like a best-compromise solution when taking into account performance, energy consumption and die area. The main ...
Federico Angiolini, Luca Benini, Alberto Caprara
ISSS
2002
IEEE
125views Hardware» more  ISSS 2002»
14 years 2 months ago
Design Experience of a Chip Multiprocessor Merlot and Expectation to Functional Verification
We have fabricated a Chip Multiprocessor prototype code-named Merlot to proof our novel speculative multithreading architecture. On Merlot, multiple threads provide wider issue wi...
Satoshi Matsushita