Sciweavers

10159 search results - page 20 / 2032
» System Design Validation Using Formal Models
Sort
View
SPATIALCOGNITION
2004
Springer
14 years 1 months ago
Modelling Models of Robot Navigation Using Formal Spatial Ontology
Abstract. In this paper we apply a formal ontological framework in order to deconstruct two prominent approaches to navigation from cognitive robotics, the Spatial Semantic Hierarc...
John A. Bateman, Scott Farrar
ECTEL
2007
Springer
14 years 2 months ago
An Information Architecture for Validating Courseware
Abstract. Courseware validation should locate Learning Objects inconsistent with the courseware instructional design being used. In order for validation to take place it is necessa...
Mark Melia, Claus Pahl
CAISE
2010
Springer
13 years 9 months ago
Design and Verification of Instantiable Compliance Rule Graphs in Process-Aware Information Systems
For enterprises it has become crucial to check compliance of their business processes with certain rules such as medical guidelines or financial regulations. When automating compli...
Linh Thao Ly, Stefanie Rinderle-Ma, Peter Dadam
IJCSA
2006
95views more  IJCSA 2006»
13 years 7 months ago
Modeling and Formal Verification of DHCP Using SPIN
The Dynamic Host Configuration Protocol (DHCP) is a widely used communication protocol. In this paper, a portion of the protocol is chosen for modeling and verification, namely th...
Syed M. S. Islam, Mohammed H. Sqalli, Sohel Khan
MICRO
2008
IEEE
137views Hardware» more  MICRO 2008»
13 years 7 months ago
Verification of chip multiprocessor memory systems using a relaxed scoreboard
Verification of chip multiprocessor memory systems remains challenging. While formal methods have been used to validate protocols, simulation is still the dominant method used to ...
Ofer Shacham, Megan Wachs, Alex Solomatnikov, Amin...