Sciweavers

10159 search results - page 6 / 2032
» System Design Validation Using Formal Models
Sort
View
ISSS
2002
IEEE
144views Hardware» more  ISSS 2002»
14 years 23 days ago
A Visual Approach to Validating System Level Designs
This paper proposes a simulation-based methodology for validation of a system under design in an early phase of development. The key element of this approach is the visual speciï¬...
Jürgen Ruf, Thomas Kropf, Jochen Klose
JUCS
2010
139views more  JUCS 2010»
13 years 2 months ago
Validating Modal Aspects of OntoUML Conceptual Models Using Automatically Generated Visual World Structures
: Assessing the quality of conceptual models is key to ensure that conceptual models can be used effectively as a basis for understanding, agreement and construction of information...
Alessander Botti Benevides, Giancarlo Guizzardi, B...
SIGSOFT
2003
ACM
14 years 1 months ago
Modeling and validation of service-oriented architectures: application vs. style
Most applications developed today rely on a given middleware platform which governs the interaction between components, the access to resources, etc. To decide, which platform is ...
Luciano Baresi, Reiko Heckel, Sebastian Thöne...
HASE
2007
IEEE
13 years 11 months ago
Model Validation using Automatically Generated Requirements-Based Tests
In current model-based development practice, validation that we are building a correct model is achieved by manually deriving requirements-based test cases for model testing. Mode...
Ajitha Rajan, Michael W. Whalen, Mats Per Erik Hei...
VLSID
2002
IEEE
189views VLSI» more  VLSID 2002»
14 years 8 months ago
Automatic Modeling and Validation of Pipeline Specifications Driven by an Architecture Description Language
Verification is one of the most complex and expensive tasks in the current Systems-on-Chip (SOC) design process. Many existing approaches employ a bottom-up approach to pipeline v...
Prabhat Mishra, Hiroyuki Tomiyama, Ashok Halambi, ...