284 search results - page 46 / 57 » System Level Design Space Exploration for Multiprocessor Sys... |
112
Voted
APCCAS
2006
IEEE
15 years 10 months ago
2006
IEEE
We described an H.264 decoder implemented with our design methodology, in which a system function model of transaction level is first captured in SystemC and refined into RTL with ...
136
click to vote
CASES
2005
ACM
15 years 6 months ago
2005
ACM
Interconnection networks have been deployed as the communication fabric in a wide range of parallel computer systems. With recent technological trends allowing growing quantities ...
124
Voted
VLSI
2007
Springer
15 years 10 months ago
2007
Springer
— In the future, high performance computing systems may consist of multiple multicore processors and reconfigurable logic coprocessors. Industry trends indicate that such coproc...
130
Voted
MICRO
2008
IEEE
15 years 10 months ago
2008
IEEE
Scaling of CMOS feature size has long been a source of dramatic performance gains. However, the reduction in voltage levels has not been able to match this rate of scaling, leadin...
150
Voted
ISCA
2010
IEEE
15 years 6 months ago
2010
IEEE
Two broad classes of memory models are available today: models with hardware cache coherence, used in conventional chip multiprocessors, and models that rely upon software to mana...