Sciweavers

12333 search results - page 117 / 2467
» System Level Modelling for Hardware Software Systems
Sort
View
119
Voted
DATE
2005
IEEE
138views Hardware» more  DATE 2005»
15 years 4 months ago
BB-GC: Basic-Block Level Garbage Collection
Memory space limitation is a serious problem for many embedded systems from diverse application domains. While circuit/packaging techniques are definitely important to squeeze la...
Ozcan Ozturk, Mahmut T. Kandemir, Mary Jane Irwin
DATE
1998
IEEE
109views Hardware» more  DATE 1998»
15 years 6 months ago
Cross-Level Hierarchical High-Level Synthesis
This paper presents a new approach to cross-level hierarchical high-level synthesis. A methodology is presented, that supports the efficient synthesis of hierarchical specified sy...
Oliver Bringmann, Wolfgang Rosenstiel
109
Voted
WSC
2007
15 years 4 months ago
A co-design modeling approach for computer network systems
Co-design modeling is considered key toward handling the complexity and scale of network systems. The ability to separately specify the software and hardware aspects of computer n...
Weilong Hu, Hessam S. Sarjoughian
IEEEIAS
2009
IEEE
15 years 5 days ago
Full System Simulation and Verification Framework
In this paper, we propose a framework to develop highperformance system accelerator hardware and the corresponding software at system-level. This framework is designed by integrat...
Jing-Wun Lin, Chen-Chieh Wang, Chin-Yao Chang, Chu...
ECBS
1996
IEEE
155views Hardware» more  ECBS 1996»
15 years 6 months ago
Model-Integrated Program Synthesis Environment
In this paper, it is shown that, through the use of Model-Integrated Program Synthesis MIPS, parallel real-time implementations of image processing data ows can be synthesized fro...
Janos Sztipanovits, Gabor Karsai, Hubertus Franke