Sciweavers

12333 search results - page 124 / 2467
» System Level Modelling for Hardware Software Systems
Sort
View
130
Voted
DATE
2004
IEEE
152views Hardware» more  DATE 2004»
15 years 6 months ago
A Design Methodology for the Exploitation of High Level Communication Synthesis
In this paper we analyse some methodological concerns that have to be faced in a design flow which contains automatic synthesis phases from high-level, system descriptions. In par...
Francesco Bruschi, Massimo Bombana
164
Voted
DSD
2011
IEEE
200views Hardware» more  DSD 2011»
14 years 2 months ago
Microthreading as a Novel Method for Close Coupling of Custom Hardware Accelerators to SVP Processors
Abstract—We present a new low-level interfacing scheme for connecting custom accelerators to processors that tolerates latencies that usually occur when accessing hardware accele...
Jaroslav Sykora, Leos Kafka, Martin Danek, Lukas K...
108
Voted
WISER
2004
ACM
15 years 8 months ago
Hardware/software co-design for power system test development
Many hardware/software co-design models have been proposed [7, 2, 5, 6] that attempt to address problems in the hardware/software interface, in partitioning the system between har...
Austin Armbruster, Matt Ryan, Xiaoqing Frank Liu, ...
EURODAC
1994
IEEE
115views VHDL» more  EURODAC 1994»
15 years 6 months ago
A method for partitioning UNITY language in hardware and software
In this paper we introduce a method to partition UNITY system speci cations into software and hardware parts. This method considers di erent design possibilities and de nes cost f...
Xun Xiong, Edna Barros, Wolfgang Rosenstiel
111
Voted
DAC
2008
ACM
15 years 4 months ago
SHIELD: a software hardware design methodology for security and reliability of MPSoCs
Security of MPSoCs is an emerging area of concern in embedded systems. Security is jeopardized by code injection attacks, which are the most common types of software attacks. Prev...
Krutartha Patel, Sri Parameswaran