Sciweavers

12333 search results - page 56 / 2467
» System Level Modelling for Hardware Software Systems
Sort
View
DAC
1999
ACM
14 years 10 months ago
Description and Simulation of Hardware/Software Systems with Java
Tommy Kuhn, Wolfgang Rosenstiel, Udo Kebschull
RTAS
2006
IEEE
14 years 3 months ago
Adaptive Allocation of Software and Hardware Real-Time Tasks for FPGA-based Embedded Systems
Operating systems for reconfigurable devices enable the development of embedded systems where software tasks, running on a CPU, can coexist with hardware tasks running on a recon...
Rodolfo Pellizzoni, Marco Caccamo
ASPDAC
2009
ACM
249views Hardware» more  ASPDAC 2009»
14 years 1 months ago
Automatic generation of Cycle Accurate and Cycle Count Accurate transaction level bus models from a formal model
— This paper proposes the first automatic approach to simultaneously generate Cycle Accurate and Cycle Count Accurate transaction level bus models. Since TLM (Transaction Level M...
Chen Kang Lo, Ren-Song Tsay
DATE
2006
IEEE
102views Hardware» more  DATE 2006»
14 years 3 months ago
Faster exploration of high level design alternatives using UML for better partitions
Partitioning is a time consuming and computationally complex optimization problem in the codesign of hardware software systems. The stringent time-to-market requirements have resu...
Waseem Ahmed, Doug Myers
ISSS
1997
IEEE
83views Hardware» more  ISSS 1997»
14 years 1 months ago
A Scheduling and Pipelining Algorithm for Hardware/Software Systems
Given a hardware/software partitioned specification and an allocation (number and type) of processors, we present an algorithm to (1) map each of the software behaviors (or tasks...
Smita Bakshi, Daniel Gajski