Sciweavers

897 search results - page 12 / 180
» System-Level Design for FPGAs
Sort
View
CL
2010
Springer
13 years 7 months ago
SystemJ: A GALS language for system level design
In this paper we present the syntax, semantics, and compilation of a new system-level programming language called SystemJ. SystemJ is a multiclock language supporting the Globally...
Avinash Malik, Zoran Salcic, Partha S. Roop, Alain...
DATE
2008
IEEE
116views Hardware» more  DATE 2008»
14 years 1 months ago
A Virtual Prototype for Bluetooth over Ultra Wide Band System Level Design
The industry is merging two different Wireless Personal Area Networks (WPAN) technologies: Bluetooth (BT) and WiMedia Ultra Wide Band (UWB), into a single BT over UWB (BToUWB) spe...
Alexandre Lewicki, Javier del Prado Pavon, Jacky T...
DDECS
2007
IEEE
80views Hardware» more  DDECS 2007»
14 years 1 months ago
New Strategies for System-Level Design
Daniel D. Gajski
ASPDAC
2004
ACM
106views Hardware» more  ASPDAC 2004»
14 years 25 days ago
A novel memory size model for variable-mapping in system level design
— It is predicted that 70% of the chip area will be occupied by memories in future system-onchips. The minimization of on-chip memory hence becomes increasingly important for cos...
Lukai Cai, Haobo Yu, Daniel Gajski