Sciweavers

897 search results - page 13 / 180

» System-Level Design for FPGAs

20

ISSS
2002
IEEE

129views Hardware» more ISSS 2002»

System-Level Design of IEEE1394 Bus Segment Bridge

14 years 10 days ago

System-Level Design of IEEE1394 Bus Segment Bridge

Download www.cs.york.ac.uk

Takao Onoye, Yukihiro Nakamura, Atsuhito Shigiya, ...

claim paper

Read More »

17

DAC
1999
ACM

125views Computer Architecture» more DAC 1999»

ECL: A Specification Environment for System-Level Design

13 years 11 months ago

ECL: A Specification Environment for System-Level Design

Download www.cecs.uci.edu

Luciano Lavagno, Ellen Sentovich

claim paper

Read More »

18

ASPDAC
2007
ACM

82views Hardware» more ASPDAC 2007»

Abstract, Multifaceted Modeling of Embedded Processors for System Level Design

13 years 11 months ago

Abstract, Multifaceted Modeling of Embedded Processors for System Level Design

Download www.cecs.uci.edu

Gunar Schirner, Andreas Gerstlauer, Rainer Dö...

claim paper

Read More »

30

FDL
2004
IEEE

145views Natural Language Processing» more FDL 2004»

UML System-Level Analysis and Design of Secure Communication Schemes for Embedded Systems

13 years 11 months ago

UML System-Level Analysis and Design of Secure Communication Schemes for Embedded Systems

Download www.prevostini.ch

In this work we develop a secure communication protocol in the context of a Remote Meter Reading (RMR) System. We first analyze existing standards in secure communication (e.g. IP...

Mauro Prevostini, Giuseppe Piscopo, I. Stefanini

claim paper

Read More »

30

EURODAC
1994
IEEE

148views VHDL» more EURODAC 1994»

System-Level Modeling and Verification: a Comprehensive Design Methodology

13 years 11 months ago

System-Level Modeling and Verification: a Comprehensive Design Methodology

Download www.cad.polito.it

Paolo Camurati, Fulvio Corno, Paolo Prinetto, Cath...

claim paper

Read More »

« Prev « First page 13 / 180 Last » Next »