Sciweavers

816 search results - page 32 / 164
» System-Level Power Performance Analysis for Embedded Systems...
Sort
View
DSD
2008
IEEE
187views Hardware» more  DSD 2008»
14 years 2 months ago
How to Live with Uncertainties: Exploiting the Performance Benefits of Self-Timed Logic In Synchronous Design
Ultra low power digital systems are key for any future wireless sensor nodes but also inside nomadic embedded systems (such as inside the digital front end of software defined rad...
Giacomo Paci, A. Nackaerts, Francky Catthoor, Luca...
DATE
2008
IEEE
103views Hardware» more  DATE 2008»
14 years 2 months ago
A Mutation Model for the SystemC TLM 2.0 Communication Interfaces
Mutation analysis is a widely-adopted strategy in software testing with two main purposes: measuring the quality of test suites, and identifying redundant code in programs. Simila...
Nicola Bombieri, Franco Fummi, Graziano Pravadelli
DATE
2009
IEEE
143views Hardware» more  DATE 2009»
14 years 2 months ago
Dimensioning heterogeneous MPSoCs via parallelism analysis
—In embedded computing we face a continuously growing algorithm complexity combined with a constantly rising number of applications running on a single system. Multi-core systems...
Bastian Ristau, Torsten Limberg, Oliver Arnold, Ge...
PERCOM
2006
ACM
14 years 7 months ago
Adaptive Medical Feature Extraction for Resource Constrained Distributed Embedded Systems
Tiny embedded systems have not been an ideal outfit for high performance computing due to their constrained resources. Limitations in processing power, battery life, communication ...
Roozbeh Jafari, Hyduke Noshadi, Majid Sarrafzadeh,...
TECS
2008
122views more  TECS 2008»
13 years 7 months ago
Quantitative analysis of the speed/accuracy trade-off in transaction level modeling
tion. Transaction Level Modeling (TLM) has been proposed to abstract communication for highspeed system simulation and rapid design space exploration. Although being widely accepte...
Gunar Schirner, Rainer Dömer