Sciweavers

816 search results - page 54 / 164
» System-Level Power Performance Analysis for Embedded Systems...
Sort
View
DATE
2004
IEEE
126views Hardware» more  DATE 2004»
13 years 11 months ago
GRAAL - A Development Framework for Embedded Graphics Accelerators
This paper presents a versatile hardware/software cosimulation and co-design environment for embedded 3D graphics accelerators. The GRAphics AcceLerator design exploration framewo...
Dan Crisu, Sorin Cotofana, Stamatis Vassiliadis, P...
ICC
2007
IEEE
140views Communications» more  ICC 2007»
14 years 2 months ago
Design of Time and Frequency Domain Pilots for Generalized Multicarrier Systems
— By the generalized multi-carrier (GMC) principle a unified framework to describe various multi-carrier as well as single carrier approaches is established. In this paper1 the ...
Chan-Tong Lam, Gunther Auer, Florence Danilo-Lemoi...
CODES
2006
IEEE
14 years 1 months ago
Generic netlist representation for system and PE level design exploration
Designer productivity and design predictability are vital factors for successful embedded system design. Shrinking time-to-market and increasing complexity of these systems requir...
Bita Gorjiara, Mehrdad Reshadi, Pramod Chandraiah,...
CODES
2010
IEEE
13 years 5 months ago
Worst-case performance analysis of synchronous dataflow scenarios
Synchronous Dataflow (SDF) is a powerful analysis tool for regular, cyclic, parallel task graphs. The behaviour of SDF graphs however is static and therefore not always able to ac...
Marc Geilen, Sander Stuijk
DATE
2009
IEEE
176views Hardware» more  DATE 2009»
14 years 2 months ago
Single ended 6T SRAM with isolated read-port for low-power embedded systems
Abstract— This paper presents a six-transistor (6T) singleended static random access memory (SE-SRAM) bitcell with an isolated read-port, suitable for low-Î and low-power embedd...
Jawar Singh, Dhiraj K. Pradhan, Simon Hollis, Sara...