Sciweavers

3340 search results - page 197 / 668
» Teaching networking hardware
Sort
View
DDECS
2007
IEEE
102views Hardware» more  DDECS 2007»
15 years 11 months ago
IP Integration Overhead Analysis in System-on-Chip Video Encoder
—Current system-on-chip implementations integrate IP blocks from different vendors. Typical problems are incompatibility and integration overheads. This paper presents a case stu...
Antti Rasmus, Ari Kulmala, Erno Salminen, Timo D. ...
IOLTS
2002
IEEE
127views Hardware» more  IOLTS 2002»
15 years 9 months ago
Fault Tolerance Evaluation Using Two Software Based Fault Injection Methods
A silicon independent C-Based model of the TTP/C protocol was implemented within the EU-founded project FIT. The C-based model is integrated in the C-Sim simulation environment. T...
Astrit Ademaj, Petr Grillinger, Pavel Herout, Jan ...
VISUALIZATION
2005
IEEE
15 years 10 months ago
Opening the Black Box - Data Driven Visualization of Neural Network
Arti cial neural networks are computer software or hardware models inspired by the structure and behavior of neurons in the human nervous system. As a powerful learning tool, incr...
Fan-Yin Tzeng, Kwan-Liu Ma
ASPDAC
2005
ACM
127views Hardware» more  ASPDAC 2005»
15 years 10 months ago
Clock network minimization methodology based on incremental placement
: In ultra-deep submicron VLSI circuits, clock network is a major source of power consumption and power supply noise. Therefore, it is very important to minimize clock network size...
Liang Huang, Yici Cai, Qiang Zhou, Xianlong Hong, ...
154
Voted
IPSN
2004
Springer
15 years 10 months ago
Naps: scalable, robust topology management in wireless ad hoc networks
Topology management schemes conserve energy in wireless ad hoc networks by identifying redundant nodes that may turn off their radios or other components while maintaining connec...
Brighten Godfrey, David Ratajczak