Sciweavers

3340 search results - page 233 / 668
» Teaching networking hardware
Sort
View
ISCA
2003
IEEE
130views Hardware» more  ISCA 2003»
15 years 10 months ago
GOAL: A Load-Balanced Adaptive Routing Algorithm for Torus Networks
We introduce a load-balanced adaptive routing algorithm for torus networks, GOAL - Globally Oblivious Adaptive Locally - that provides high throughput on adversarial traffic patt...
Arjun Singh, William J. Dally, Amit K. Gupta, Bria...
DATE
2010
IEEE
192views Hardware» more  DATE 2010»
15 years 9 months ago
PhoenixSim: A simulator for physical-layer analysis of chip-scale photonic interconnection networks
—Recent developments have shown the possibility of leveraging silicon nanophotonic technologies for chip-scale interconnection fabrics that deliver high bandwidth and power effi...
Johnnie Chan, Gilbert Hendry, Aleksandr Biberman, ...
IPPS
2000
IEEE
15 years 9 months ago
Micro-Architectures of High Performance, Multi-User System Area Network Interface Cards
This paper examines two Network Interface Card microarchitectures that support low latency, high bandwidth userlevel message passing in multi-user environments. The two are at dif...
Boon Seong Ang, Derek Chiou, Larry Rudolph, Arvind
SIGMETRICS
1998
ACM
114views Hardware» more  SIGMETRICS 1998»
15 years 9 months ago
Generating Representative Web Workloads for Network and Server Performance Evaluation
One role for workload generation is as a means for understanding how servers and networks respond to variation in load. This enables management and capacity planning based on curr...
Paul Barford, Mark Crovella
ASPDAC
2007
ACM
121views Hardware» more  ASPDAC 2007»
15 years 8 months ago
Timing-Aware Decoupling Capacitance Allocation in Power Distribution Networks
Power supply noise increases the circuit delay, which may lead to performance failure of a design. Decoupling capacitance (decap) addition is effective in reducing the power suppl...
Sanjay Pant, David Blaauw