Sciweavers

22 search results - page 3 / 5
» Temperature-aware resource allocation and binding in high-le...
Sort
View
DAC
2005
ACM
14 years 8 months ago
Temperature-aware resource allocation and binding in high-level synthesis
Physical phenomena such as temperature have an increasingly important role in performance and reliability of modern process technologies. This trend will only strengthen with futu...
Rajarshi Mukherjee, Seda Ogrenci Memik, Gokhan Mem...
ASPDAC
2005
ACM
98views Hardware» more  ASPDAC 2005»
14 years 1 months ago
Bitwidth-aware scheduling and binding in high-level synthesis
- Many high-level description languages, such as C/C++ or Java, lack the capability to specify the bitwidth information for variables and operations. Synthesis from these specifica...
Jason Cong, Yiping Fan, Guoling Han, Yizhou Lin, J...
ISLPED
2003
ACM
96views Hardware» more  ISLPED 2003»
14 years 28 days ago
Effective graph theoretic techniques for the generalized low power binding problem
This paper proposes two very fast graph theoretic heuristics for the low power binding problem given fixed number of resources and multiple architectures for the resources. First...
Azadeh Davoodi, Ankur Srivastava
FPL
2004
Springer
112views Hardware» more  FPL 2004»
14 years 1 months ago
Storage Allocation for Diverse FPGA Memory Specifications
A previous study [1] demonstrates the advantages of replacing registers by FPGA embedded memories during the storage allocation phase of High-Level Synthesis. The trend in new FPGA...
Dalia Dagher, Iyad Ouaiss
ISLPED
2003
ACM
155views Hardware» more  ISLPED 2003»
14 years 28 days ago
Low-power high-level synthesis for FPGA architectures
This paper addresses two aspects of low-power design for FPGA circuits. First, we present an RT-level power estimator for FPGAs with consideration of wire length. The power estima...
Deming Chen, Jason Cong, Yiping Fan