Sciweavers

1016 search results - page 145 / 204
» Test Generation for Designs with On-Chip Clock Generators
Sort
View
FPL
2005
Springer
115views Hardware» more  FPL 2005»
14 years 2 months ago
Statistical Power Estimation for FPGA
This article presents a power estimation tool integrated with an FPGA design flow. It is able to estimate total and individual-node average power consumption for combinational blo...
Elias Todorovich, Fabian Angarita, Javier Valls, E...
ISCAS
2002
IEEE
195views Hardware» more  ISCAS 2002»
14 years 1 months ago
A low-power, low-noise CMOS amplifier for neural recording applications
There is a need among scientists and clinicians for lownoise, low-power biosignal amplifiers capable of amplifying signals in the mHz to kHz range while rejecting large dc offsets...
Reid R. Harrison
CORR
2010
Springer
109views Education» more  CORR 2010»
13 years 9 months ago
Experimenting with Innate Immunity
libtissue is a software system for implementing and testing AIS algorithms on real-world computer security problems. AIS algorithms are implemented as a collection of cells, antig...
Jamie Twycross, Uwe Aickelin
JGAA
2008
97views more  JGAA 2008»
13 years 9 months ago
Drawing Bipartite Graphs on Two Parallel Convex Curves
Let G be a bipartite graph, and let e, i be two parallel convex curves; we study the question about whether G admits a planar straight-line drawing such that the vertices of one p...
Emilio Di Giacomo, Luca Grilli, Giuseppe Liotta
MEMOCODE
2010
IEEE
13 years 6 months ago
LTSs for translation validation of (multi-clocked) SIGNAL specifications
Design of critical embedded systems demands for guarantees on the reliability of the implementation/compilation of a specification. In general, this guarantee takes either the form...
Julio C. Peralta, Thierry Gautier, Loïc Besna...