Sciweavers

1016 search results - page 166 / 204
» Test Generation for Designs with On-Chip Clock Generators
Sort
View
GLVLSI
2005
IEEE
99views VLSI» more  GLVLSI 2005»
14 years 2 months ago
An empirical study of crosstalk in VDSM technologies
We perform a detailed study of various crosstalk scenarios in VDSM technologies by using a distributed model of the crosstalk site and make a number of key observations about the ...
Shahin Nazarian, Massoud Pedram, Emre Tuncer
DAC
2000
ACM
14 years 9 months ago
Fingerprinting intellectual property using constraint-addition
Recently, intellectual property protection (IPP) techniques attracted a great deal of attention from semiconductor, system integration and software companies. A number of watermar...
Gang Qu, Miodrag Potkonjak
PLDI
2009
ACM
14 years 3 months ago
TAJ: effective taint analysis of web applications
Taint analysis, a form of information-flow analysis, establishes whether values from untrusted methods and parameters may flow into security-sensitive operations. Taint analysis...
Omer Tripp, Marco Pistoia, Stephen J. Fink, Manu S...
RECSYS
2009
ACM
14 years 1 months ago
Critiquing recommenders for public taste products
Critiquing-based recommenders do not require users to state all of their preferences upfront or rate a set of previously experienced products. Compared to other types of recommend...
Pearl Pu, Maoan Zhou, Sylvain Castagnos
DAC
2010
ACM
14 years 23 days ago
TSV stress aware timing analysis with applications to 3D-IC layout optimization
As the geometry shrinking faces severe limitations, 3D wafer stacking with through silicon via (TSV) has gained interest for future SOC integration. Since TSV fill material and s...
Jae-Seok Yang, Krit Athikulwongse, Young-Joon Lee,...