Sciweavers

1016 search results - page 54 / 204
» Test Generation for Designs with On-Chip Clock Generators
Sort
View
ICCD
2006
IEEE
127views Hardware» more  ICCD 2006»
14 years 4 months ago
Power Droop Testing
Circuit activity is a function of input patterns. When circuit activity changes abruptly, it can cause sudden drop or rise in power supply voltage. This change is known as power d...
Ilia Polian, Alejandro Czutro, Sandip Kundu, Bernd...
ATS
2010
IEEE
261views Hardware» more  ATS 2010»
13 years 5 months ago
The Test Ability of an Adaptive Pulse Wave for ADC Testing
In the conventional ADC production test method, a high-quality analogue sine wave is applied to the Analogue-toDigital Converter (ADC), which is expensive to generate. Nowadays, an...
Xiaoqin Sheng, Hans G. Kerkhoff
TACAS
2009
Springer
127views Algorithms» more  TACAS 2009»
14 years 2 months ago
From Tests to Proofs
We describe the design and implementation of an automatic invariant generator for imperative programs. While automatic invariant generation through constraint solving has been exte...
Ashutosh Gupta, Rupak Majumdar, Andrey Rybalchenko
ICCD
2007
IEEE
133views Hardware» more  ICCD 2007»
14 years 4 months ago
System level power estimation methodology with H.264 decoder prediction IP case study
This paper presents a methodology to generate a hierarchy of power models for power estimation of custom hardware IP blocks, enabling a trade-off between power estimation accuracy...
Young-Hwan Park, Sudeep Pasricha, Fadi J. Kurdahi,...
OOPSLA
2007
Springer
14 years 1 months ago
CUTE: C++ unit testing easier
This article describes the design and use of the CUTE C++ testing framework and its integration into the Eclipse C++ Development Tooling. Unit testing supports code quality and is...
Peter Sommerlad, Emanuel Graf